

# 8-Mbit (512K x 16) Static RAM

### **Features**

- High speed□ t<sub>AA</sub> = 10 ns
- Low active power
  □ I<sub>CC</sub> = 110 mA at 10 ns
- Low CMOS standby power
  □ I<sub>SB2</sub> = 20 mA
- 2.0V data retention
- Automatic power down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in Pb-free 48-ball FBGA and 44-pin TSOP II packages

## **Functional Description**


The CY7C1051DV33<sup>[1]</sup> is a high performance CMOS Static RAM organized as 512K words by 16 bits.

 $\overline{\text{To w}}$  rite to the device, take Chip Enable  $\overline{(\overline{\text{CE}})}$  and Write Enable  $\overline{(\text{WE})}$  inputs LOW. If Byte LOW Enable (BLE) is LOW, then data from IO pins (IO<sub>0</sub>–IO<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub>–A<sub>18</sub>). If Byte HIGH Enable (BHE) is LOW, then data from IO pins (IO<sub>8</sub>–IO<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub>–A<sub>18</sub>).

To read from the device, take Chip Enable  $(\overline{CE})$  and Output Enable  $(\overline{OE})$  LOW while forcing the Write Enable  $(\overline{WE})$  HIGH. If Byte LOW Enable  $(\overline{BLE})$  is LOW, then data from the memory location specified by the address pins appears on  $IO_0$ – $IO_7$ . If Byte HIGH Enable  $(\overline{BHE})$  is LOW, then data from memory appears on  $IO_8$  to  $IO_{15}$ . See the "Truth Table" on page 8 for a complete description of read and write modes.

The input/output pins ( $IO_0-IO_{15}$ ) are placed in <u>a</u> high-impedance state when the <u>d</u>evice is de<u>selected (CE HIGH)</u>, the outputs <u>are d</u>isabled (OE HIGH), the BHE <u>and BLE are disabled (BHE, BLE HIGH)</u>, or a write operation (CE LOW, and WE LOW) is in progress.

The CY7C1051DV33 is available in a 44-pin TSOP II package with center power and ground (revolutionary) pinout and a 48-ball fine-pitch ball grid array (FBGA) package.



### Note

1. For guidelines about SRAM system design, refer to the Cypress application note AN1064, SRAM System Guidelines available at www.cypress.com.



## **Pin Configurations**

Figure 1. Pin Diagram - Top View 48 Ball mini FBGA<sup>[2]</sup>





Figure 2. Pin Diagram - Top View TSOP  $\mathbf{II}^{[2]}$ 



### **Selection Guide**

	-10	-12	Unit
Maximum Access Time	10	12	ns
Maximum Operating Current	110	100	mA
Maximum CMOS Standby Current	20	20	mA

### Note

<sup>2.</sup> NC pins are not connected on the die



### **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature ......-65°C to +150°C

Ambient Temperature with

Power Applied .......55°C to +125°C

Supply Voltage on V<sub>CC</sub> to Relative GND<sup>[3]</sup>.....-0.5V to +4.6V

DC Input Voltage<sup>[3]</sup> ..... -0.3V to V<sub>CC</sub> + 0.3V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	
Latch up Current	>200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>	
Industrial	−40°C to +85°C	$3.3V \pm 0.3V$	

### DC Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions		-10		-12	Unit
	Description	lest Conditions	Min	Max	Min	Max	Oilit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min, I_{OH} = -4.0 \text{ mA}$	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min, I_{OL} = 8.0 \text{ mA}$		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	V
V <sub>IL</sub> [3]	Input LOW Voltage		-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$	-1	+1	-1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$ , Output Disabled	-1	+1	-1	+1	μΑ
Icc	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max$ , $f = f_{MAX} = 1/t_{RC}$		110		100	mA
I <sub>SB1</sub>	Automatic CE Power Down Current —TTL Inputs	$ \begin{aligned} &\text{Max V}_{CC}, \overline{CE} \geq V_{IH} \\ &V_{IN} \geq V_{IH} \text{ or } V_{IN} \leq V_{IL}, \ f = f_{MAX} \end{aligned} $		40		35	mA
I <sub>SB2</sub>	Automatic CE Power Down Current —CMOS Inputs	$\begin{aligned} &\text{Max V}_{CC}, \ \overline{\text{CE}} \geq \text{V}_{CC} - 0.3\text{V}, \\ &\text{V}_{\text{IN}} \geq \text{V}_{CC} - 0.3\text{V or V}_{\text{IN}} \leq 0.3\text{V}, \ \text{f} = 0 \end{aligned}$		20		20	mA

## Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1$ MHz, $V_{CC} = 3.3V$	12	pF
C <sub>OUT</sub>	IO Capacitance		12	pF

### **Thermal Resistance**

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description Test Conditions		FBGA Package	TSOP II Package	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	28.31	51.43	°C/W
Θ <sub>JC</sub>	Thermal Resistance (Junction to Case)		11.4	15.8	°C/W

### Notes


<sup>3.</sup>  $V_{IL(min)} = -2.0V$  and  $V_{IH(max)} = V_{CC} + 2.0V$  for pulse durations of less than 20 ns. 4. Tested initially and after any design or process changes that may affect these parameters




### **AC Test Loads and Waveforms**

AC characteristics (except High-Z) are tested using the load conditions shown in Figure 3 (a). High-Z characteristics are tested for all speeds using the test load shown in Figure 3 (c).

Figure 3. AC Test Loads and Waveforms








### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions <sup>[5]</sup>	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		2.0		V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC} = V_{DR} = 2.0V, \overline{CE} \ge V_{CC} - 0.3V,$ $V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{IN} \le 0.3V$		20	mA
t <sub>CDR</sub> <sup>[4]</sup>	Chip Deselect to Data Retention Time	$V_{\text{IN}} \ge V_{\text{CC}} - 0.3V \text{ or } V_{\text{IN}} \le 0.3V$	0		ns
t <sub>R</sub> <sup>[6]</sup>	Operation Recovery Time		t <sub>RC</sub>		ns

### **Data Retention Waveform**



### Notes

<sup>5.</sup> No inputs may exceed  $V_{CC}$  + 0.3V

<sup>6.</sup> Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC}$ (min)  $\geq$  50  $\mu$ s or stable at  $V_{CC}$ (min)  $\geq$  50  $\mu$ s.



## **AC Switching Characteristics**

Over the Operating Range<sup>[7]</sup>

Parameter	Description	_	10	_		
	Description	Min	Max	Min	Max	Unit
Read Cycle						•
power <sup>[8]</sup>	V <sub>CC</sub> (typical) to the First Access	100		100		μS
t <sub>RC</sub>	Read Cycle Time	10		12		ns
t <sub>AA</sub>	Address to Data Valid		10		12	ns
t <sub>OHA</sub>	Data Hold from Address Change	2.5		2.5		ns
t <sub>ACE</sub>	CE LOW to Data Valid		10		12	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		6	ns
t <sub>LZOE</sub>	OE LOW to Low-Z	0		0		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[9, 10]</sup>		5		6	ns
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[10]</sup>	3		3		ns
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[9, 10]</sup>		5		6	ns
t <sub>PU</sub>	CE LOW to Power Up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power Down		10		12	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		5		6	ns
t <sub>LZBE</sub>	Byte Enable to Low-Z	0		0		ns
t <sub>HZBE</sub>	Byte Disable to High-Z		5		6	ns
Write Cycle	[11, 12]				•	
t <sub>WC</sub>	Write Cycle Time	10		12		ns
t <sub>SCE</sub>	CE LOW to Write End	7		8		ns
t <sub>AW</sub>	Address Setup to Write End	7		8		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Setup to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	7		8		ns
t <sub>SD</sub>	Data Setup to Write End	5		6		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[10]</sup>	3		3		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[9, 10]</sup>		5		6	ns
t <sub>BW</sub>	Byte Enable to End of Write	7		8		ns

Notes

7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.

8. t<sub>POWER</sub> gives the minimum amount of time that the power supply must be at typical V<sub>CC</sub> values until the first memory access can be performed.

9. t<sub>HZOE</sub>, t<sub>HZDE</sub>, t<sub>HZEE</sub> and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (d) of "AC Test Loads and Waveforms" on page 4.Transition is measured when the outputs enter a high impedance state.

10. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.

11. The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data setup and hold timing must refer to the leading edge of the signal that terminates the write.


12. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.



## **Switching Waveforms**


### Read Cycle No. 1

Figure 4. Read Cycle No. 1<sup>[13, 14]</sup>



## Read Cycle No. 2 (OE Controlled)

Figure 5. Read Cycle No. 2<sup>[14, 15]</sup>



<sup>13. &</sup>lt;u>Device</u> is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{|L}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{|L}$ .

<sup>14.</sup> WE is HIGH for Read cycle.


15. Address valid before or coincident with CE transition LOW.



## Switching Waveforms (continued)


## Write Cycle No. 1 (CE Controlled)

Figure 6. Write Cycle No. 1<sup>[16, 17]</sup>



## Write Cycle No. 2 (BLE or BHE Controlled)

Figure 7. Write Cycle No. 2



<sup>16.</sup> Data IO is high-impedance if  $\overline{\text{OE}}$ , or  $\overline{\text{BHE}}$ ,  $\overline{\text{BLE}}$ , or both = V<sub>IH</sub>.


17. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high-impedance state.



## Switching Waveforms (continued)

Write Cycle No. 3 (WE Controlled, OE LOW)

Figure 8. Write Cycle No. 3



### **Truth Table**

CE	OE	WE	BLE	BHE	10 <sub>0</sub> -10 <sub>7</sub>	IO <sub>8</sub> -IO <sub>15</sub>	Mode	Power
Н	Χ	Χ	Χ	Х	High-Z	High-Z	Power Down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data Out	High-Z	Read Lower Bits Only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High-Z	Data Out	Read Upper Bits Only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data In	High-Z	Write Lower Bits Only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High-Z	Data In	Write Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High-Z	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C1051DV33-10BAXI	51-85106	48-ball FBGA (Pb-Free)	Industrial
	CY7C1051DV33-10ZSXI	51-85087	44-pin TSOP II (Pb-Free)	
12	CY7C1051DV33-12BAXI	51-85106	48-ball FBGA (Pb-Free)	
	CY7C1051DV33-12ZSXI	51-85087	44-pin TSOP II (Pb-Free)	


Please contact your local Cypress sales representative for availability of these parts.





## **Package Diagrams**

### Figure 9. 48-Ball FBGA (7.00 mm x 8.5 mm x 1.2 mm) (51-85106)

TOP VIEW BOTTOM VIEW








51-85106-\*E



## Package Diagrams (continued)

Figure 10. 44-pin TSOP II (51-85087)





### **Document History Page**

	ocument Title: CY7C1051DV33, 8-Mbit (512K x 16) Static RAM ocument Number: 001-00063							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change				
**	342195	See ECN	PCI	New Data Sheet				
*A	380574	See ECN	SYT	Redefined $I_{CC}$ values for Com'l and Ind'l temperature ranges $I_{CC}$ (Com'l): Changed from 110, 90 and 80 mA to 110, 100 and 95 mA for 8, 10 and 12 ns speed bins respectively $I_{CC}$ (Ind'l): Changed from 110, 90 and 80 mA to 120, 110 and 105 mA for 8, 10 and 12 ns speed bins respectively Changed the Capacitance values from 8 pF to 10 pF on Page # 3				
*B	485796	See ECN	NXR	Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Removed -8 and -12 Speed bins from product offering, Removed Commercial Operating Range option, Modified Maximum Ratings for DC input voltage from -0.5V to -0.3V and $V_{CC}$ + 0.5V to $V_{CC}$ + 0.3V Changed the Description of $I_{IX}$ from Input Load Current to Input Leakage Current. Changed $t_{HZBE}$ from 5 ns to 6 ns Updated footnote #7 on High-Z parameter measurement Added footnote #11 Updated the Ordering Information table and Replaced Package Name column with Package Diagram.				
*C	866000	See ECN	NXR	Changed ball E3 from V <sub>SS</sub> to NC in FBGA pin configuration				
*D	1513285	See ECN	VKN/AESA	Converted from preliminary to final Changed t <sub>HZBE</sub> from 6 ns to 5 ns for 10 ns speed bin Added 12 ns speed bin Changed t <sub>OHA</sub> spec from 3 ns to 2.5 ns Updated Ordering information table				

© Cypress Semiconductor Corporation, 2005-2007. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 001-00063 Rev. \*D

Revised September 26, 2007

Page 11 of 11